序號(hào)
|
課
程 名
稱 |
培
訓(xùn) 目
標(biāo) |
近開課時(shí)間
|
學(xué)
期 |
芯片、集成電路設(shè)計(jì)系列培訓(xùn)班
|
F1 |
Design for Performance |
Design for Performance |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F2 |
Advance FPGA Implementation |
Advance FPGA Implementation |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F3 |
Embedded System Design |
Embedded System Design |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F4 |
AdvancedFeaturesandTechniquesofEmbedded Systems |
AdvancedFeaturesandTechniquesofEmbedded Systems |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F5 |
Design LogiCORE PCI System |
Design LogiCORE PCI System |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F6 |
Design LogiCORE PCIX System |
Design LogiCORE PCIX System |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F7 |
Design LogiCORE PCI Express System |
Design LogiCORE PCI Express System |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F8 |
DSP Implementation Techniques in Xilinx FPGAs |
DSP Implementation Techniques in Xilinx FPGAs |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F9 |
Fundamental FPGA Design |
Fundamental FPGA Design |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F10 |
|
|
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F11 |
Signal Integrity for High-Speed Memory and Processor I/O |
Signal Integrity for High-Speed Memory and Processor I/O |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F12 |
Designing with Multi-Gigabit Serial I/O |
Designing with Multi-Gigabit Serial I/O |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F13 |
|
|
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F14 |
|
ISE 設(shè)計(jì)入門 |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F15 |
|
Design with Virtex4 |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F16 |
|
|
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F17 |
|
|
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F18 |
|
|
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F19 |
|
Using System Generator for DSP Design |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F20 |
Design with Xilinx Gigabit Ethernet MAC |
Design with Xilinx Gigabit Ethernet MAC |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F21 |
|
Introduction to AccelDSP |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |
F22 |
Designing with Spartan-6 and Virtex-6 Families |
Designing with Spartan-6 and Virtex-6 Families |
即將開課,詳情請(qǐng)咨詢客服。...(歡迎您垂詢,視教育質(zhì)量為生命!) |
5天;
30學(xué)時(shí) |